Extending the NVMHCI Standard to Enterprise

Amber Huffman
Principal Engineer
Intel Corporation
Remember: What is NVMHCI

PCIe SSDs Coming… with Challenges

Enterprise Extensions to NVMHCI

Summary
Remember NVMHCI:
An Optimized Interface for NVM

- NVMHCI: Non-Volatile Memory Host Controller Interface
- NVMHCI is a clean and optimized interface for SSDs and caches
- NVM equivalent of the SATA AHCI controller interface

Dell, Intel and Microsoft Join Forces to Increase Adoption of NAND-Based Flash Memory in PC Platforms

Newly formed group to provide standard interface for nonvolatile memory subsystems.

Several NAND solutions are coming on the scene to take advantage of the ReadyBoost™ and ReadyDrive™ features of the Windows Vista® operating system,” said Bob Rinne, general manager of Windows Hardware Ecosystem at Microsoft. “Standardizing on a common controller interface will enable more integrated operating system support of these solutions moving forward.”

Industry momentum for standardization in NAND storage solutions is building, especially as NAND moves into the PC platform. NVMHCI complements standardization work being done in the Open NAND Flash Interface (ONFI) Working Group.

“We’ve got a performance-enhancing NAND-based product in the market with our new Centriq mobile technology platform called Intel Turbo memory, and this newly formed working group will help make that and a number of other NAND-based solutions more profitable, faster,” said Rick Coulson, senior fellow and director of I/O Architecture at Intel. “ONFI formed last year to standardize the interface between the Flash controller and the NAND itself, and standardizing the register level interfaces between the Flash controller and the operating system driver is the logical next step.”

Nanovolatile memory solutions enable better system performance and lower power consumption as well as facilitate additional benefits such as software fault tolerance, greater systems and improved robustness,” said Liam Quinn, director of communications for technology strategy and architecture at Dell. “Dell looks forward to working with industry partners and extending the benefits NVMHCI will bring to our customers.”

The group is actively expanding its membership to include other industry-leading companies.
NVMHCI defines a standard programming interface for non-volatile memory subsystems

Leverage AHCI to provide best infrastructure for caching
  • One driver for HDDs and NAND

Allows NVMHCI registers to appear as:
  • A separate PCI device
  • A port within an existing AHCI controller

NVMHCI is a logical interface
  • All NAND management abstracted out: NAND technology changes too quickly
  • All caching algorithms are outside the spec: NVMHCI only defines how caching software gets access to the NAND

Optimized interface for both cache and SSD usage models
The NVMHCI Workgroup includes 40+ members, focused on delivering streamlined NVM solutions.
NVMHCI 1.0 Spec Delivered

- NVMHCI 1.0 completed in April 2008
- Less than one year from team formation to ratification
- Includes registers, DMA engine, and command set

Available for download at:
http://www.intel.com/standards/nvmhci
Outline

- Remember: What is NVMHCI
- PCIe SSDs Coming… with Challenges
- Enterprise Extensions to NVMHCI
- Summary
PCIe SSD Value Proposition

- PCIe SSDs are attractive for some segments
  - Eliminates SAS infrastructure cost and bottleneck (*being addressed*)
  - Platform connectivity is from PCIe, plenty of PCIe lanes
  - Bandwidth performance can be concentrated into fewer devices (6Gb/sec SATA/SAS vs multi-lane PCIe Gen2)
  - Lower latency (μsec matter)

SAS Bottleneck

- Via SATA chipset direct attach, one SSD delivers outstanding I/O performance
  - > 24,000 Read IOPs
  - > 6,000 OLTP IOPs

- However, attached to SAS the IOPs are limited by the SAS controller
  - *SAS controllers are being updated for an SSD world*
Enterprise class PCIe SSDs are coming to market. However, they have proprietary interfaces impacting adoption.

*Other names and brands may be claimed as the property of others
PCIe SSDs are Coming, With Challenges

Question: What OS and driver infrastructure is in place for PCIe SSDs?

Answer: None. PCIe SSDs do not have a standard host controller interface. Solutions are delivered with proprietary interfaces & drivers.
  - Note: NVMHCI is available for use in client PCIe SSDs.

Lack of a standard host controller interface impacts PCIe SSD adoption
  - Requires each SSD vendor to provide a driver for each OS, rather than focusing on delivering a great SSD solution
  - OEM features, like error logs, are implemented in an inconsistent fashion
  - Rather than qualifying one driver with multiple SSDs, requires OEM to validate each SSD with its own driver, increasing validation time and cost

What if we made the PCIe SSD look like a SATA or SAS SSD?
  - SATA has a standard host controller interface, AHCI. However, AHCI is not optimized for NVM and emulating a SATA device adds cost and complexity.
  - SAS does not have a standard host controller interface. Only proprietary HCIs with their associated RAID driver stacks are available.

Enterprise class PCIe SSDs would greatly benefit from a standard host controller interface.
Extend NVMHCI for Enterprise class PCIe SSDs

- Extend NVMHCI to meet the needs of Enterprise PCIe SSDs
  - Address Enterprise server scenarios
  - Enables SSD vendors to focus on building a great SSD
  - Enables OS vendors to deliver a great driver for all PCIe SSDs
  - Enables OEMs to qualify a single driver on each OS, with features implemented in a consistent fashion, reducing time to market

- Leverage NVMHCI interface, software infrastructure, and Workgroup to fill this gap quickly with a streamlined solution
  - Make NVMHCI an ideal interface for Enterprise PCIe SSDs
  - Take advantage of drivers already written or underway
  - Take advantage of existing Workgroup, an efficient team that can execute quickly
"A standardized interface functions as a foundation, enabling a volume market for technology innovation while avoiding the compatibility issues that arise from multiple, proprietary interfaces. Enterprise customers are requesting standard interfaces be used on non-volatile-memory products as an enabler to assist broad adoption."

John Loveall, Microsoft
Director of Program Management
Enterprise Extensions: Architectural Goals

- Question: What could be delivered if the NVM device had more resources (e.g., buffering)
- Answer: A highly parallel and low latency solution, leading to new levels of performance.

- Architectural Goals for Enterprise extensions
  - Increase parallelism & number of units of work per port
  - Streamline protocol (e.g., eliminate unnecessary DRAM accesses in command issue, collapse status completion, etc)
  - Extensible manageability architecture
  - Add Enterprise class features, e.g.:
    - End-to-end data integrity
    - Error injection, fast to fail indication, enhanced status codes, SMART
    - Interrupt coalescing
    - MSI-X
    - Secure Erase at a device level
Remember: What is NVMHCI

PCIe SSDs Coming… with Challenges

**Enterprise Extensions to NVMHCI**

- **Approaches to:**
  - Increase parallelism & number of units of work per port
  - Streamline protocol (e.g., eliminate unnecessary DRAM accesses in command issue, collapse status completion, etc)

**Summary**
NVMHCI 1.0
Command Issue Recap

- To issue a data command in NVMHCI 1.0 requires hardware to:
  - Fetch command header at PxCLB[CH(z)]
  - Fetch command from CTBA[0]
  - Fetch PRD from CTBA[80h]
  - More fetches if Metadata Region or PRD Index Table is present

- This is a good approach when hardware memory resources are limited
  - E.g., fetch PRD entries as needed

- For Enterprise class SSDs with more resources, important to minimize the number of fetches to increase IOPs
Streamlining Approach: Packed Commands

- If the device has sufficient memory resources, it is more efficient to transmit all command details in one DMA transfer.

- Approach: Develop “packed commands” that include the key details of the command header and command table.
Streamlining the Command Header

- Eliminate need for the Metadata Offset and PRD Offset by requiring a fixed region ordering and packing regions together
  - The device calculates the number of NVM pages touched for a command, and thus knows the size of the Metadata and PRD Index Table Regions

- Require the streamlined command header and command table be joined together, eliminating the Command Table Base Address

<table>
<thead>
<tr>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DW0</strong></td>
<td>PRDTL</td>
<td><strong>Reserved</strong></td>
<td>DT</td>
<td>W</td>
</tr>
<tr>
<td><strong>DW1</strong></td>
<td>PRD Index Table Offset</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>DW2</strong></td>
<td>CTBA0: Command Table Base Address</td>
<td><strong>Reserved</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>DW3</strong></td>
<td>CTBAU0: Command Table Base Adr Upper 32-bits</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>DW4</strong></td>
<td>Metadata Offset</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>DW5</strong></td>
<td><strong>Reserved</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>DW6</strong></td>
<td>Command Status</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>DW7</strong></td>
<td><strong>Reserved</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Add bit to indicate PRD Index Table present
- Eliminate
- Eliminate, packed
- Eliminate, packed
- Eliminate
Command Table Changes

- Pack all regions that are present together in a fixed order
- Fixed Order: Command, PRD Table, PRD Index Table, Metadata Region
- If PRD Table, Metadata Region and/or PRD Index Table are present, it is indicated in the packed command header
The packed command structure enables hardware to fetch the entire command & associated data structures in one DMA operation.

The packed command header is an optimized version of the original command header:
- The structure size is configurable, for expansion.

<table>
<thead>
<tr>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DW0</strong></td>
<td>PRDTL</td>
<td><strong>Reserved</strong></td>
<td>DT</td>
<td>WR</td>
</tr>
<tr>
<td><strong>DW1</strong></td>
<td></td>
<td></td>
<td>Command Status</td>
<td></td>
</tr>
</tbody>
</table>
Packed Command Sets

- NVMHCI allows 32 commands per port
  - Suitable for client, but more is needed for Enterprise usage models
- To address this, allow software to issue packed command sets
  - A set is a group of packed commands, joined together
- Packed command sets easily grow the number of commands per port
  - E.g., software places 8 commands in each set yields 256 commands for the port
- Advantage: Interrupt/status coalescing
  - This mechanism naturally lends itself to one interrupt and one successful status when the entire set completes

Santa Clara, CA  USA
August 2009
Issuing a Packed Command Set

- Use PxCI to track sets of commands that have been issued (hardware sets & clears)
- Use a new register “Command Set Launch” to launch a set of commands associated with a PxCI bit
  - Command set starts at an offset from PxCLB/PxCLBU
  - Indicates how much hardware should fetch from location

### Command Issue (PxCI)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>RO</td>
<td>0</td>
<td><strong>Commands Issued (CI):</strong> This field is bit significant. Each bit corresponds to a packed set of commands issued by software. When set to ‘1’, the corresponding set of commands is outstanding. When cleared to ‘0’, the corresponding set of commands has been completed.</td>
</tr>
</tbody>
</table>

### Command Set Launch (PxCSL)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:20</td>
<td>RW</td>
<td>0h</td>
<td><strong>Command Set Size (CSS):</strong> Indicates the size of the set of commands to be issued. This size is in 16 byte units.</td>
</tr>
<tr>
<td>19:08</td>
<td>RW</td>
<td>0h</td>
<td><strong>Command Base Offset (CBO):</strong> Indicates the offset from the PxCLB/PxCLBU address that the command set starts at. This offset is in 1KB units.</td>
</tr>
<tr>
<td>07:05</td>
<td>RO</td>
<td>0h</td>
<td>Reserved</td>
</tr>
<tr>
<td>04:00</td>
<td>RW</td>
<td>0h</td>
<td><strong>Tracking Index (TI):</strong> Indicates the tracking index used for this set of commands in the Commands Issued register. Hardware sets the index bit in PxCI to ‘1’ when this register is written. Hardware cleared the index bit in PxCI to ‘0’ when this set of commands is complete.</td>
</tr>
</tbody>
</table>
Achieving Very High IOPs

- 4KB read performance is a key metric
- To achieve high IOPs for 4KB reads, need to have a simple, small command
- With streamlining, it’s possible to fit a 4KB read within a 64B packed command

<table>
<thead>
<tr>
<th>DW0</th>
<th>DW1</th>
<th>DW2</th>
<th>DW3</th>
<th>DW4</th>
<th>DW5</th>
<th>DW6</th>
<th>DW7</th>
<th>DW8</th>
<th>DW9</th>
<th>DW10</th>
<th>DW11</th>
<th>DW12</th>
<th>DW13</th>
<th>DW14</th>
<th>DW15</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>23</td>
<td>15</td>
<td>7</td>
<td>0</td>
<td>PRDTL</td>
<td>PRDTL</td>
<td>Command Status</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>MSH Vector</td>
<td>Reserved</td>
<td>DT</td>
<td>WR</td>
<td>IP</td>
<td>CL</td>
<td>Command (20 bytes)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>DT</td>
<td>WR</td>
<td>IP</td>
<td>CL</td>
<td>Command (20 bytes)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command (20 bytes)</td>
<td>PRD Table (2 entries = 32 bytes)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Another Key: The Completion Path

- In NVMHCI 1.0, the completion flow is:
  - Software reads the IS register, determines port that has interrupt
  - Software reads the PxIS register, determines interrupt type
  - Software reads the PxCI register to determine the commands that have completed
  - For each command that has completed, software reads the status to determine success, failure, or additional actions required
  - Software writes the PxIS register to clear the interrupt
  - Software writes the IS register to clear the interrupt

- Items to streamline:
  - Accesses to the IS register should be avoided (by using MSI-X)
  - Reads to MMIO registers should be optimized to minimum possible (each read takes > 2000 clocks)
  - For success, looking at specific command status for each command (especially in a command set) is inefficient
Improved Efficiency with MSI-X

- The Interrupt Status (IS) register indicates the port that had the interrupt
  - When an interrupt is received, software checks this register and then starts reading the appropriate port registers

- This functionality can be replaced with MSI-X, where a particular MSI vector is specified that identifies the interrupting port
  - Eliminates the need to use / read the Interrupt Status register

- Software indicates the MSI vector that hardware should use in the packed command set header

<table>
<thead>
<tr>
<th>31</th>
<th>23</th>
<th>15</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>MSI Vector</td>
<td>Reserved</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Packed Command Set Header
Streamlining Completions

- Optimize reading the command issue register and command status values into a single memory read

- Create a status buffer, a simple circular queue
  - All status items posted are a single Dword

- Event types:
  - Success: 1 Dword read that indicates an entire command set was successfully completed
  - Error: 1 Dword indicates particular command set had errors, refer to Status field in each command to determine individual status
  - Event: 1 Dword indicating that an event has occurred, software should then use the Get Status capability

---

Status Buffer

- Status m (Success)
- Status m (Error)
- Status q (Event, e.g. health)
- Status r (Success)
Status Buffer Entries

- For each event or command set completion, hardware inserts a Status Header Entry into the status buffer.

Status Header Entry fields:

- **Type (T):** Whether this is a completion or an event.
- **Status (ST):** If this is a completion, specifies success or failure. If this is an event, specifies criticalness of the event.
- **Event (E):** If this is a command completion, indicates if there is an event that still needs service.
- **Index:** If this is a command entry, this field is the bit in the Command Issue register that corresponds to this command set. If this is an event entry, this is the page type to read with the Get Status command.
- **Sequence #:** Incremented by hardware on posting of each new status entry; used to determine if next entry is valid.
Successful completion flow:
- MSI vector is received, indicating port that has the interrupt
- PxIS is read by software, indicating command completion
- PxIS is cleared by software
- Each valid entry in status buffer is read
- Each success entry has the following attributes: Type = 1 (command), Status = 01b (success), Index = PxC1 associated

Completion is for all commands in the set with a single memory read

Successful completion is efficient: 1 interrupt, 1 MMIO read, 1 MMIO write, 1 memory read, 1 memory write.
Outline

- Remember: What is NVMHCI
- PCIe SSDs Coming… with Challenges
- Enterprise Extensions to NVMHCI
- Summary
Summary

- Lack of a standard host controller i/f impacts PCIe SSD adoption

- To address this gap, extend NVMHCI to meet the needs of Enterprise PCIe SSDs
  - Enables SSD vendors to focus on building a great SSD
  - Enables OS vendors to deliver a great driver for all PCIe SSDs
  - Enables OEMs to qualify a single driver on each OS, with features implemented in a consistent fashion, reducing time to market

- Solid approaches identified for scaling NVMHCI to high IOPs, given an SSD with richer resources

- Enterprise extensions to NVMHCI targeted for completion in Q1